BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//DATE2026//date-conference.com//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
BEGIN:VEVENT
DTSTART;TZID=Europe/Rome:20260421T144500
DTEND;TZID=Europe/Rome:20260421T153000
LOCATION:
CREATED:20260222T213307
DTSTAMP:20260222T213307
SUMMARY:W02.2 Session 1: Modeling and Simulation of Hardware Security Threats 
URL;VALUE=URI:https://date26.date-conference.com/programme#W02.2
BEGIN:VALARM
TRIGGER:-PT15M
ACTION:DISPLAY
DESCRIPTION:Reminder
END:VALARM
DESCRIPTION:Get the latest session information at 
	https://date26.date-conference.com/programme#W02.2\n\n\nIntegrating 
	Optical Probing Security Evaluation Framework Into ASIC Design 
	Flow\n	Sajjad Parvin (U Bremen), Frank Sill Torres (DLR), Rolf Drechsler 
	(U Bremen an DFKI)\n	\n	Limitations of Architectural Simulation for 
	Security: Why Transient-Execution Countermeasures Must Be Designed and 
	Evaluated on the RTL\n	Tobias Jauch, Philipp Schmitz, Alex Wezel, Simón 
	Blanko Ortiz, Mohammad Rahmani Fadiheh, Dominik Stoffel, Wolfgang Kunz 
	(RPTU Kaiserslautern-Landau)\n	\n	Modeling of Tamper Resistance to 
	Correlative Electromagnetic Analysis for Voltage-scaled Circuits\n	Yusuke 
	Matsubayashi, Kazuki Minamiguchi, Hiroki Nishikawa, Yoshihiro Midoh, 
	Noriyuki Miura and Jun Shiomi (U Osaka)
X-ALT-DESC;FMTTYPE=text/html:<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN"><HTML><HEAD><META 
	NAME="Generator" CONTENT="MS Exchange Server version 
	16.0.17231.20290"><TITLE></TITLE></HEAD><BODY><p>Get the latest session 
	information at <a 
	href="https://date26.date-conference.com/programme#W02.2">https://date26.date-conference.com/programme#W02.2</a></p><p>Integrating 
	Optical Probing Security Evaluation Framework Into ASIC Design 
	Flow<br><em>Sajjad Parvin (U Bremen), Frank Sill Torres (DLR), Rolf 
	Drechsler (U Bremen an DFKI)</em></p><p>Limitations of Architectural 
	Simulation for Security: Why Transient-Execution Countermeasures Must Be 
	Designed and Evaluated on the RTL<br><em>Tobias Jauch, Philipp Schmitz, 
	Alex Wezel, Simón Blanko Ortiz, Mohammad Rahmani Fadiheh, Dominik 
	Stoffel, Wolfgang Kunz (RPTU Kaiserslautern-Landau)</em></p><p>Modeling of 
	Tamper Resistance to Correlative Electromagnetic Analysis for 
	Voltage-scaled Circuits<br>Yusuke Matsubayashi, Kazuki Minamiguchi, Hiroki 
	Nishikawa, Yoshihiro Midoh, Noriyuki Miura and Jun Shiomi (U 
	Osaka)</p></BODY></HTML>
UID:DATE-W02.2-20260421T144500-20260421T153000
END:VEVENT
BEGIN:VTIMEZONE
TZID:Europe/Rome
TZURL:http://tzurl.org/zoneinfo/Europe/Rome
X-LIC-LOCATION:Europe/Rome
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:19810329T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CEST
DTSTART:19961027T030000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
END:STANDARD
BEGIN:STANDARD
TZOFFSETFROM:-001444
TZOFFSETTO:+0000
TZNAME:WET
DTSTART:19010101T000000
RDATE:19010101T000000
END:STANDARD
END:VTIMEZONE
END:VCALENDAR