BEGIN:VCALENDAR VERSION:2.0 PRODID:-//DATE2026//date-conference.com//EN CALSCALE:GREGORIAN METHOD:PUBLISH BEGIN:VEVENT DTSTART;TZID=Europe/Rome:20260422T083000 DTEND;TZID=Europe/Rome:20260422T100000 LOCATION:Room Bohème CREATED:20260421T174602 DTSTAMP:20260421T174602 SUMMARY:FS07 Focus Session: From Concept to Silicon: End-to-End Agentic AI for Smarter Chip Design (HotTopic) URL;VALUE=URI:https://date26date-conference.com/programme#FS07 BEGIN:VALARM TRIGGER:-PT15M ACTION:DISPLAY DESCRIPTION:Reminder END:VALARM DESCRIPTION:Get the latest session information at https://date26date-conference.com/programme#FS07\n\n\nFrom Concept to Silicon: End-to-End Agentic AI for Smarter Chip Design presents a unified and forward-looking vision of how artificial intelligence is transforming electronic design automation (EDA) across every stage of the chip design lifecycle. While most current efforts focus on applying large language models (LLMs) to specific tasks such as code generation or tool assistance, this session emphasizes a truly end-to-end perspective that integrates agentic and generative AI across high-level synthesis (HLS), physical design, testing, and security verification. The session brings together leading experts from academia and industry to demonstrate how multi-agent frameworks and reasoning-driven intelligence can achieve autonomous, adaptive, and continuously improving design flows. Topics include scalable datasets and benchmarks for LLMs in high-level synthesis, agentic automation for PPA-aware synthesis and constraint-driven test generation, generative AI for physical implementation, and adaptive AI frameworks for system-on-chip security verification. The talks converge on a cohesive vision for intelligent design systems capable of understanding intent, optimizing performance, and ensuring trustworthiness throughout the full EDA stack, marking the transition from isolated automation to true design autonomy. X-ALT-DESC;FMTTYPE=text/html:

Get the latest session information at https://date26date-conference.com/programme#FS07

From Concept to Silicon: End-to-End Agentic AI for Smarter Chip Design presents a unified and forward-looking vision of how artificial intelligence is transforming electronic design automation (EDA) across every stage of the chip design lifecycle. While most current efforts focus on applying large language models (LLMs) to specific tasks such as code generation or tool assistance, this session emphasizes a truly end-to-end perspective that integrates agentic and generative AI across high-level synthesis (HLS), physical design, testing, and security verification. The session brings together leading experts from academia and industry to demonstrate how multi-agent frameworks and reasoning-driven intelligence can achieve autonomous, adaptive, and continuously improving design flows. Topics include scalable datasets and benchmarks for LLMs in high-level synthesis, agentic automation for PPA-aware synthesis and constraint-driven test generation, generative AI for physical implementation, and adaptive AI frameworks for system-on-chip security verification. The talks converge on a cohesive vision for intelligent design systems capable of understanding intent, optimizing performance, and ensuring trustworthiness throughout the full EDA stack, marking the transition from isolated automation to true design autonomy.
UID:DATE-FS07-20260422T083000-20260422T100000 END:VEVENT BEGIN:VTIMEZONE TZID:Europe/Rome TZURL:http://tzurl.org/zoneinfo/Europe/Rome X-LIC-LOCATION:Europe/Rome BEGIN:DAYLIGHT TZOFFSETFROM:+0100 TZOFFSETTO:+0200 TZNAME:CEST DTSTART:19810329T020000 RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU END:DAYLIGHT BEGIN:STANDARD TZOFFSETFROM:+0200 TZOFFSETTO:+0100 TZNAME:CEST DTSTART:19961027T030000 RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU END:STANDARD BEGIN:STANDARD TZOFFSETFROM:-001444 TZOFFSETTO:+0000 TZNAME:WET DTSTART:19010101T000000 RDATE:19010101T000000 END:STANDARD END:VTIMEZONE END:VCALENDAR