BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//DATE2026//date-conference.com//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
BEGIN:VEVENT
DTSTART;TZID=Europe/Rome:20260422T163000
DTEND;TZID=Europe/Rome:20260422T180000
LOCATION:Room Bohème
CREATED:20260421T174602
DTSTAMP:20260421T174602
SUMMARY:ET01 3DIC Advanced Packaging, Test & SLM
URL;VALUE=URI:https://date26date-conference.com/programme#ET01
BEGIN:VALARM
TRIGGER:-PT15M
ACTION:DISPLAY
DESCRIPTION:Reminder
END:VALARM
DESCRIPTION:Get the latest session information at 
	https://date26date-conference.com/programme#ET01\n\n\nAdvancements in 
	process technology have enabled the creation of chips with billions of 
	transistors, significantly enhancing power and performance for 
	high-performance computing (HPC) and AI applications. This complexity has 
	spurred the development of various 3D integration and packaging techniques 
	utilizing multi-die/chiplet-based designs. Advanced 3D integration 
	technologies allow for the construction of multi-die systems, each 
	offering specific advantages and trade-offs in terms of performance, 
	application, and cost. Similar to traditional chips, all 3DICs must be 
	rigorously tested for manufacturing defects. This includes Known-Good Die 
	(KGD) testing before stacking, Known-Good-Stack (KGS) testing after 
	stacking, final tests, and system-level tests. Furthermore, given the 
	complexity of the stacking process, in-silicon monitoring solutions are 
	necessary to continuously check silicon health during in-field operation. 
	This tutorial offers an overview of the advanced packaging technologies 
	and explores the associated test flow challenges. An example of how the 
	3Dblox open standard simplifies the description of a 3D stack, enabling 
	interoperability between EDA tools and allowing various test 
	optimizations, is presented. Additionally, it covers various 
	Design-for-Test (DFT) schemes, sensors/monitors and embedded test & repair 
	solutions to facilitate efficient testing across different packaging 
	configurations.
X-ALT-DESC;FMTTYPE=text/html:<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN"><HTML><HEAD><META 
	NAME="Generator" CONTENT="MS Exchange Server version 
	16.0.17231.20290"><TITLE></TITLE></HEAD><BODY><p>Get the latest session 
	information at <a 
	href="https://date26date-conference.com/programme#ET01">https://date26date-conference.com/programme#ET01</a></p><p>Advancements 
	in process technology have enabled the creation of chips with billions of 
	transistors, significantly enhancing power and performance for 
	high-performance computing (HPC) and AI applications. This complexity has 
	spurred the development of various 3D integration and packaging techniques 
	utilizing multi-die/chiplet-based designs. Advanced 3D integration 
	technologies allow for the construction of multi-die systems, each 
	offering specific advantages and trade-offs in terms of performance, 
	application, and cost. Similar to traditional chips, all 3DICs must be 
	rigorously tested for manufacturing defects. This includes Known-Good Die 
	(KGD) testing before stacking, Known-Good-Stack (KGS) testing after 
	stacking, final tests, and system-level tests. Furthermore, given the 
	complexity of the stacking process, in-silicon monitoring solutions are 
	necessary to continuously check silicon health during in-field operation. 
	This tutorial offers an overview of the advanced packaging technologies 
	and explores the associated test flow challenges. An example of how the 
	3Dblox open standard simplifies the description of a 3D stack, enabling 
	interoperability between EDA tools and allowing various test 
	optimizations, is presented. Additionally, it covers various 
	Design-for-Test (DFT) schemes, sensors/monitors and embedded test &amp; 
	repair solutions to facilitate efficient testing across different 
	packaging configurations.</p></BODY></HTML>
UID:DATE-ET01-20260422T163000-20260422T180000
END:VEVENT
BEGIN:VTIMEZONE
TZID:Europe/Rome
TZURL:http://tzurl.org/zoneinfo/Europe/Rome
X-LIC-LOCATION:Europe/Rome
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:19810329T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CEST
DTSTART:19961027T030000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
END:STANDARD
BEGIN:STANDARD
TZOFFSETFROM:-001444
TZOFFSETTO:+0000
TZNAME:WET
DTSTART:19010101T000000
RDATE:19010101T000000
END:STANDARD
END:VTIMEZONE
END:VCALENDAR